Hps Peripheral Region Address Map - Altera cyclone V Technical Reference

Hard processor system
Hide thumbs Also See for cyclone V:
Table of Contents

Advertisement

cv_5v4
2016.10.28
SDRAM Address Space
The SDRAM address space is up to 4 GB. The entire address space can be accessed through the
FPGA-to-HPS SDRAM interface from the FPGA fabric. The total amount of SDRAM addressable from
the other address spaces can be configured at runtime.
Related Information
System Interconnect
For more information about how to configure SDRAM address space.
MPU Address Space
The MPU address space is 4 GB and applies to addresses generated inside the MPU.
The MPU address space contains the following regions:
• The SDRAM window region provides access to a large, configurable portion of the 4 GB SDRAM
address space.
The address filtering start and end registers in the L2 cache controller define the SDRAM window
boundaries. The boundaries are megabyte-aligned. Addresses within the boundaries route to the SDRAM
master. Addresses outside the boundaries route to the system interconnect master.
Related Information
HPS Address Spaces
For more information, refer to the "HPS Address Space Relationships" table.
System Interconnect
For more information regarding SDRAM address mapping, refer to the System Interconnect chapter.
Cortex-A9 Microprocessor Unit Subsystem
HPS Address Spaces
L3 Address Space
The L3 address space is 4 GB and applies to all L3 masters except the MPU. The L3 address space has more
configuration options than the other address spaces.
Related Information
System Interconnect
For more information about configuring the L3 address space, refer to the System Interconnect chapter.

HPS Peripheral Region Address Map

Each peripheral slave interface has a dedicated address range in the peripheral region. The table below lists
the base address and address range size for each slave.
Table 1-3: Peripheral Region Address Map
Slave Identifier
STM
DAP
Introduction to the Hard Processor System
Send Feedback
on page 7-1
on page 1-15
on page 7-1
on page 1-15
on page 7-1
Description
Space Trace Macrocell
Debug Access Port
on page 9-1
Base Address
0xFC000000
0xFF000000
SDRAM Address Space
Size
48 MB
2 MB
Altera Corporation
1-17

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents