Altera cyclone V Technical Reference page 491

cv_5v4
2016.10.28
Bit
2
qspiregs
1
dap
0
fpgamgrregs
l4osc1
Controls security settings for L4 OSC1 peripherals.
Module Instance
l3regs
Offset:
0x14
Access:
WO
Important: To prevent indeterminate system behavior, reserved areas of memory must not be accessed by
System Interconnect
Send Feedback
Name
Controls whether secure or non-secure masters can
access the QSPI Registers slave.
Value
0x0
0x1
Controls whether secure or non-secure masters can
access the DAP slave.
Value
0x0
0x1
Controls whether secure or non-secure masters can
access the FPGA Manager Register slave.
Value
0x0
0x1
0xFF800000
software or hardware. Any area of the memory map that is not explicitly defined as a register
space or accessible memory is considered reserved.
Description
Description
The slave can only be accessed by a secure
master.
The slave can only be accessed by a secure or
non-secure masters.
Description
The slave can only be accessed by a secure
master.
The slave can only be accessed by a secure or
non-secure masters.
Description
The slave can only be accessed by a secure
master.
The slave can only be accessed by a secure or
non-secure masters.
Base Address
l4osc1
Access
Register Address
0xFF800014
7-43
Reset
WO 0x0
WO 0x0
WO 0x0
Altera Corporation