Altera cyclone V Technical Reference page 924

Hard processor system
Hide thumbs Also See for cyclone V:
Table of Contents

Advertisement

cv_5v4
2016.10.28
Important: To prevent indeterminate system behavior, reserved areas of memory must not be accessed by
31
30
15
14
err_page_addr1 Fields
Bit
15:0
value
err_block_addr1
Erred block address bank 1
Module Instance
nandregs
Offset:
0x4A0
Access:
RO
Important: To prevent indeterminate system behavior, reserved areas of memory must not be accessed by
31
30
15
14
NAND Flash Controller
Send Feedback
software or hardware. Any area of the memory map that is not explicitly defined as a register
space or accessible memory is considered reserved.
29
28
27
26
13
12
11
10
Name
Holds the page address that resulted in a failure on
program or erase operation.
0xFFB80000
software or hardware. Any area of the memory map that is not explicitly defined as a register
space or accessible memory is considered reserved.
29
28
27
26
13
12
11
10
Bit Fields
25
24
23
22
Reserved
9
8
7
6
value
RO 0x0
Description
Base Address
Bit Fields
25
24
23
22
Reserved
9
8
7
6
value
RO 0x0
err_block_addr1
21
20
19
18
5
4
3
2
Access
Register Address
0xFFB804A0
21
20
19
18
5
4
3
2
13-103
17
16
1
0
Reset
RO
0x0
17
16
1
0
Altera Corporation

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents