Functional Description Of The Hps-To-Fpga Bridge - Altera cyclone V Technical Reference

cv_5v4
2016.10.28
Bit
0
rd

Functional Description of the HPS-to-FPGA Bridge

The HPS-to-FPGA bridge provides a configurable-width, high-performance master interface to the FPGA
fabric. The bridge provides most masters in the HPS with access to logic, peripherals, and memory
implemented in the FPGA. The effective size of the address space is 0x3FFF0000, or 1 gigabyte (GB) minus
the 64 megabytes (MB) occupied by peripherals, lightweight HPS-to-FPGA bridge, on-chip RAM, and
boot ROM in the HPS. You can configure the bridge master exposed to the FPGA fabric for 32-, 64-, or
128-bit data. The amount of address space exposed to the MPU subsystem can also be reduced through
the L2 cache address filtering mechanism.
The slave interface of the bridge in the HPS logic has a data width of 64 bits. The bridge provides width
adaptation and clock crossing logic that allows the logic in the FPGA to operate in any clock domain,
asynchronous from the HPS.
Note: The HPS-to-FPGA bridge is accessed if the MPU boots from the FPGA. Before the MPU boots
from the FPGA, the FPGA portion of the SoC device must be configured, and the HPS-to-FPGA
bridge must be remapped into addressable space.
Table 8-8: HPS-to-FPGA Bridge Properties
The following table lists the properties of the HPS-to-FPGA bridge, including the configurable master
interface exposed to the FPGA fabric.
Bridge Property
Data width
(20)
Clock domain
Byte address width
ID width
Read acceptance
Write acceptance
Total acceptance
The bridge master data width is user-configurable at the time you instantiate the HPS component in your
(20)
system.
HPS-FPGA Bridges
Send Feedback
Name
Value
0x0
0x1
64 bits
l3_main_clk
32 bits
12 bits
16 transactions
16 transactions
32 transactions
Functional Description of the HPS-to-FPGA Bridge
Description
Description
Multiple outstanding read transactions
Only a single outstanding read transaction
L3 Slave Interface
Access
RW
FPGA Master Interface
32, 64, or 128 bits
h2f_axi_clk
30 bits
12 bits
16 transactions
16 transactions
32 transactions
Altera Corporation
8-19
Reset
0x0