Altera cyclone V Technical Reference page 895

Hard processor system
Hide thumbs Also See for cyclone V:
Table of Contents

Advertisement

13-74
die_mask
devices_connected Fields
Bit
2:0
value
die_mask
Indicates the die differentiator in case of NAND devices with stacked dies.
Module Instance
nandregs
Offset:
0x260
Access:
RW
Important: To prevent indeterminate system behavior, reserved areas of memory must not be accessed by
31
30
15
14
die_mask Fields
Bit
7:0
value
Altera Corporation
Name
Indicates the number of devices connected to a bank.
At reset, the value loaded is the maximum possible
devices that could be connected in this configuration.
software or hardware. Any area of the memory map that is not explicitly defined as a register
space or accessible memory is considered reserved.
29
28
27
26
13
12
11
10
Reserved
Name
The die_mask register information will be used for
devices having address restrictions. For example, in
certain Samsung devices, when the first address in a
two-plane command is being sent, it is expected that
the address is all zeros. But if the NAND device
internally has multiple dies stacked, the die informa‐
tion (MSB of final row address) has to be sent. The
value programmed in this register will be used to
mask the address while sending out the last row
address.
Description
Base Address
0xFFB80000
Bit Fields
25
24
23
22
Reserved
9
8
7
6
Description
Access
Register Address
0xFFB80260
21
20
19
18
5
4
3
2
value
RW 0x0
Access
NAND Flash Controller
cv_5v4
2016.10.28
Reset
RW
0x0
17
16
1
0
Reset
RW
0x0
Send Feedback

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents