Functional Description Of The Nand Flash Controller - Altera cyclone V Technical Reference

Hard processor system
Hide thumbs Also See for cyclone V:
Table of Contents

Advertisement

cv_5v4
2016.10.28
Table 13-1: NAND Flash Interface Signals
Signal
ad
ale
ce_n
cle
re_n
rb
we_n
wp_n

Functional Description of the NAND Flash Controller

This section describes the functionality of the NAND flash controller.
Discovery and Initialization
The NAND flash controller performs a specific initialization sequence after the HPS receives power and
the flash device is stable. During initialization, the flash controller queries the flash device and configures
itself according to one of the following flash device types:
• ONFI 1.0-compliant devices
• Legacy (non-ONFI) NAND devices
The NAND flash controller identifies ONFI-compliant connected devices using ONFI discovery protocol,
by sending the
512-byte page size devices), software must write to the system manager to assert the
bootstrap_512B_device
reset.
To support booting and initialization, the
The NAND flash controller performs the following initialization steps:
1. If the system manager is asserting
7.
2. When the device is ready, the flash controller sends the "Read ID" command to read the ONFI
signature from the memory device, to determine whether an ONFI or a legacy device is connected.
3. If the data returned by the memory device has an ONFI signature, the flash controller then reads the
device parameter page. The flash controller stores the relevant device feature information in internal
NAND Flash Controller
Send Feedback
Width
8
1
1
1
1
1
1
1
command. For devices that do not recognize this command (especially for
Read ID
signal to identify the device type before releasing the NAND controller from
bootstrap_inhibit_init
Functional Description of the NAND Flash Controller
I/O
in/out
Command, address and data for the flash
device
out
Address latch enable
out
Output Active-low chip enable
out
Command latch enable
out
Active-low read enable signal
in
Ready/busy signal
out
Active-low write enable signal
out
Active-low write protect signal
pin must be connected.
rdy_busy_in
, the flash controller goes directly to
13-3
Description
step
Altera Corporation

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents