Altera cyclone V Technical Reference page 326

5-132
GENERALIO7
GENERALIO6 Fields
Bit
1:0
sel
GENERALIO7
This register is used to control the peripherals connected to trace_d6 Only reset by a cold reset (ignores
warm reset). NOTE: These registers should not be modified after IO configuration.There is no support for
dynamically changing the Pin Mux selections.
Module Instance
sysmgr
Offset:
0x49C
Access:
RW
Important: To prevent indeterminate system behavior, reserved areas of memory must not be accessed by
31 30
15 14
GENERALIO7 Fields
Bit
1:0
sel
Altera Corporation
Name
Select peripheral signals connected trace_d5. 0 : Pin is
connected to GPIO/LoanIO number 54. 1 : Pin is
connected to Peripheral signal CAN1.TX. 2 : Pin is
connected to Peripheral signal SPIS1.MOSI. 3 : Pin is
connected to Peripheral signal TRACE.D5.
software or hardware. Any area of the memory map that is not explicitly defined as a register
space or accessible memory is considered reserved.
29 28 27 26
13 12 11 10
Name
Select peripheral signals connected trace_d6. 0 : Pin is
connected to GPIO/LoanIO number 55. 1 : Pin is
connected to Peripheral signal I2C0.SDA. 2 : Pin is
connected to Peripheral signal SPIS1.SS0. 3 : Pin is
connected to Peripheral signal TRACE.D6.
Description
Base Address
0xFFD08000
Bit Fields
25 24 23 22
Reserved
9 8 7 6
Reserved
Description
Access
Register Address
0xFFD0849C
21 20 19 18
5 4 3 2
Access
cv_5v4
2016.10.28
Reset
RW 0x0
17 16
1 0
sel
RW 0x0
Reset
RW 0x0
System Manager
Send Feedback