Reset Manager - Altera cyclone V Technical Reference

Hard processor system
Hide thumbs Also See for cyclone V:
Table of Contents

Advertisement

2016.10.28
cv_5v4
Subscribe
The reset manager generates module reset signals based on reset requests from the various sources in the
HPS and FPGA fabric, and software writing to the module-reset control registers. The reset manager
ensures that a reset request from the FPGA fabric can occur only after the FPGA portion of the system-
on-a-chip (SoC) device is configured.
The HPS contains multiple reset domains. Each reset domain can be reset independently. A reset may be
initiated externally, internally or through software.
Table 3-1: HPS Reset Domains
Domain Name
TAP
Debug
System
2016 Intel Corporation. All rights reserved. Intel, the Intel logo, Altera, Arria, Cyclone, Enpirion, MAX, Megacore, NIOS, Quartus and Stratix words and logos
©
are trademarks of Intel Corporation in the US and/or other countries. Other marks and brands may be claimed as the property of others. Intel warrants
performance of its FPGA and semiconductor products to current specifications in accordance with Intel's standard warranty, but reserves the right to make
changes to any products and services at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any
information, product, or service described herein except as expressly agreed to in writing by Intel. Intel customers are advised to obtain the latest version of
device specifications before relying on any published information and before placing orders for products or services.
www.altera.com
101 Innovation Drive, San Jose, CA 95134
Send Feedback
JTAG test access port (TAP) controller, which is used by the debug access port
(DAP).
All debug logic including most of the DAP, CoreSight
to the debug peripheral bus, trace, the microprocessor unit (MPU) subsystem,
and the FPGA fabric.
All HPS logic except what is in the TAP and debug reset domains. Includes non-
debug logic in the FPGA fabric connected to the HPS reset signals.

Reset Manager

Domain Logic
components connected
3
ISO
9001:2008
Registered

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents