Altera cyclone V Technical Reference page 296

Hard processor system
Hide thumbs Also See for cyclone V:
Table of Contents

Advertisement

5-102
Pin Mux Control Group Register Descriptions
GPLMUX30
Selection between GPIO and LoanIO output and output enable for GPIO30 and LoanIO30. These signals
drive the Pin Mux. The Pin Mux must be configured to use GPIO/LoanIO in addition to these settings
Only reset by a cold reset (ignores warm reset). NOTE: These registers should not be modified after IO
configuration.There is no support for dynamically changing the Pin Mux selections.
GPLMUX31
Selection between GPIO and LoanIO output and output enable for GPIO31 and LoanIO31. These signals
drive the Pin Mux. The Pin Mux must be configured to use GPIO/LoanIO in addition to these settings
Only reset by a cold reset (ignores warm reset). NOTE: These registers should not be modified after IO
configuration.There is no support for dynamically changing the Pin Mux selections.
GPLMUX32
Selection between GPIO and LoanIO output and output enable for GPIO32 and LoanIO32. These signals
drive the Pin Mux. The Pin Mux must be configured to use GPIO/LoanIO in addition to these settings
Only reset by a cold reset (ignores warm reset). NOTE: These registers should not be modified after IO
configuration.There is no support for dynamically changing the Pin Mux selections.
GPLMUX33
Selection between GPIO and LoanIO output and output enable for GPIO33 and LoanIO33. These signals
drive the Pin Mux. The Pin Mux must be configured to use GPIO/LoanIO in addition to these settings
Only reset by a cold reset (ignores warm reset). NOTE: These registers should not be modified after IO
configuration.There is no support for dynamically changing the Pin Mux selections.
GPLMUX34
Selection between GPIO and LoanIO output and output enable for GPIO34 and LoanIO34. These signals
drive the Pin Mux. The Pin Mux must be configured to use GPIO/LoanIO in addition to these settings
Only reset by a cold reset (ignores warm reset). NOTE: These registers should not be modified after IO
configuration.There is no support for dynamically changing the Pin Mux selections.
GPLMUX35
Selection between GPIO and LoanIO output and output enable for GPIO35 and LoanIO35. These signals
drive the Pin Mux. The Pin Mux must be configured to use GPIO/LoanIO in addition to these settings
Only reset by a cold reset (ignores warm reset). NOTE: These registers should not be modified after IO
configuration.There is no support for dynamically changing the Pin Mux selections.
GPLMUX36
Selection between GPIO and LoanIO output and output enable for GPIO36 and LoanIO36. These signals
drive the Pin Mux. The Pin Mux must be configured to use GPIO/LoanIO in addition to these settings
Only reset by a cold reset (ignores warm reset). NOTE: These registers should not be modified after IO
configuration.There is no support for dynamically changing the Pin Mux selections.
GPLMUX37
Selection between GPIO and LoanIO output and output enable for GPIO37 and LoanIO37. These signals
drive the Pin Mux. The Pin Mux must be configured to use GPIO/LoanIO in addition to these settings
Only reset by a cold reset (ignores warm reset). NOTE: These registers should not be modified after IO
configuration.There is no support for dynamically changing the Pin Mux selections.
GPLMUX38
Selection between GPIO and LoanIO output and output enable for GPIO38 and LoanIO38. These signals
drive the Pin Mux. The Pin Mux must be configured to use GPIO/LoanIO in addition to these settings
Only reset by a cold reset (ignores warm reset). NOTE: These registers should not be modified after IO
configuration.There is no support for dynamically changing the Pin Mux selections.
Altera Corporation
on page 5-198
on page 5-199
on page 5-200
on page 5-201
on page 5-202
on page 5-202
on page 5-203
on page 5-204
on page 5-205
cv_5v4
2016.10.28
System Manager
Send Feedback

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents