Altera cyclone V Technical Reference page 880

Hard processor system
Hide thumbs Also See for cyclone V:
Table of Contents

Advertisement

cv_5v4
2016.10.28
pages_per_block Fields
Bit
15:0
value
device_width
I/O width of attached devices
Module Instance
nandregs
Offset:
0x160
Access:
RW
Important: To prevent indeterminate system behavior, reserved areas of memory must not be accessed by
31
30
15
14
device_width Fields
Bit
1:0
value
device_main_area_size
Page main area size of device in bytes
NAND Flash Controller
Send Feedback
Name
Controller will read Electronic Signature of devices
and populate this field. The PAGE512 field of the
System Manager NANDGRP_BOOTSTRAP register
will determine the value of this field to be of 32.
Software could also choose to override the populated
value.
0xFFB80000
software or hardware. Any area of the memory map that is not explicitly defined as a register
space or accessible memory is considered reserved.
29
28
27
26
13
12
11
10
Name
Controller will read Electronic Signature of devices
and populate this field. After reset, this field must be
set to 0, indicating an 8-bit device.
Description
Base Address
Bit Fields
25
24
23
22
Reserved
9
8
7
6
Reserved
Description
device_width
Access
RW
Register Address
0xFFB80160
21
20
19
18
5
4
3
2
Access
RW
13-59
Reset
0x0
17
16
1
0
value
RW 0x3
Reset
0x3
Altera Corporation

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents