Altera cyclone V Technical Reference page 214

Hard processor system
Hide thumbs Also See for cyclone V:
Table of Contents

Advertisement

5-20
System Manager Module Address Map
Register
GPLMUX15
on page 5-
186
GPLMUX16
on page 5-
187
GPLMUX17
on page 5-
188
GPLMUX18
on page 5-
189
GPLMUX19
on page 5-
190
GPLMUX20
on page 5-
190
GPLMUX21
on page 5-
191
GPLMUX22
on page 5-
192
GPLMUX23
on page 5-
193
GPLMUX24
on page 5-
194
GPLMUX25
on page 5-
194
GPLMUX26
on page 5-
195
GPLMUX27
on page 5-
196
GPLMUX28
on page 5-
197
GPLMUX29
on page 5-
198
GPLMUX30
on page 5-
198
GPLMUX31
on page 5-
199
GPLMUX32
on page 5-
200
GPLMUX33
on page 5-
201
GPLMUX34
on page 5-
202
Altera Corporation
Offset
Width Acces
s
0x610
32
RW
0x614
32
RW
0x618
32
RW
0x61C
32
RW
0x620
32
RW
0x624
32
RW
0x628
32
RW
0x62C
32
RW
0x630
32
RW
0x634
32
RW
0x638
32
RW
0x63C
32
RW
0x640
32
RW
0x644
32
RW
0x648
32
RW
0x64C
32
RW
0x650
32
RW
0x654
32
RW
0x658
32
RW
0x65C
32
RW
Reset Value
GPIO/LoanIO 15 Output/Output
0x0
Enable Mux Selection Register
GPIO/LoanIO 16 Output/Output
0x0
Enable Mux Selection Register
GPIO/LoanIO 17 Output/Output
0x0
Enable Mux Selection Register
GPIO/LoanIO 18 Output/Output
0x0
Enable Mux Selection Register
GPIO/LoanIO 19 Output/Output
0x0
Enable Mux Selection Register
GPIO/LoanIO 20 Output/Output
0x0
Enable Mux Selection Register
GPIO/LoanIO 21 Output/Output
0x0
Enable Mux Selection Register
GPIO/LoanIO 22 Output/Output
0x0
Enable Mux Selection Register
GPIO/LoanIO 23 Output/Output
0x0
Enable Mux Selection Register
GPIO/LoanIO 24 Output/Output
0x0
Enable Mux Selection Register
GPIO/LoanIO 25 Output/Output
0x0
Enable Mux Selection Register
GPIO/LoanIO 26 Output/Output
0x0
Enable Mux Selection Register
GPIO/LoanIO 27 Output/Output
0x0
Enable Mux Selection Register
GPIO/LoanIO 28 Output/Output
0x0
Enable Mux Selection Register
GPIO/LoanIO 29 Output/Output
0x0
Enable Mux Selection Register
GPIO/LoanIO 30 Output/Output
0x0
Enable Mux Selection Register
GPIO/LoanIO 31 Output/Output
0x0
Enable Mux Selection Register
GPIO/LoanIO 32 Output/Output
0x0
Enable Mux Selection Register
GPIO/LoanIO 33 Output/Output
0x0
Enable Mux Selection Register
GPIO/LoanIO 34 Output/Output
0x0
Enable Mux Selection Register
cv_5v4
2016.10.28
Description
System Manager
Send Feedback

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents