Altera cyclone V Technical Reference page 295

Hard processor system
Hide thumbs Also See for cyclone V:
Table of Contents

Advertisement

cv_5v4
2016.10.28
GPLMUX21
Selection between GPIO and LoanIO output and output enable for GPIO21 and LoanIO21. These signals
drive the Pin Mux. The Pin Mux must be configured to use GPIO/LoanIO in addition to these settings
Only reset by a cold reset (ignores warm reset). NOTE: These registers should not be modified after IO
configuration.There is no support for dynamically changing the Pin Mux selections.
GPLMUX22
Selection between GPIO and LoanIO output and output enable for GPIO22 and LoanIO22. These signals
drive the Pin Mux. The Pin Mux must be configured to use GPIO/LoanIO in addition to these settings
Only reset by a cold reset (ignores warm reset). NOTE: These registers should not be modified after IO
configuration.There is no support for dynamically changing the Pin Mux selections.
GPLMUX23
Selection between GPIO and LoanIO output and output enable for GPIO23 and LoanIO23. These signals
drive the Pin Mux. The Pin Mux must be configured to use GPIO/LoanIO in addition to these settings
Only reset by a cold reset (ignores warm reset). NOTE: These registers should not be modified after IO
configuration.There is no support for dynamically changing the Pin Mux selections.
GPLMUX24
Selection between GPIO and LoanIO output and output enable for GPIO24 and LoanIO24. These signals
drive the Pin Mux. The Pin Mux must be configured to use GPIO/LoanIO in addition to these settings
Only reset by a cold reset (ignores warm reset). NOTE: These registers should not be modified after IO
configuration.There is no support for dynamically changing the Pin Mux selections.
GPLMUX25
Selection between GPIO and LoanIO output and output enable for GPIO25 and LoanIO25. These signals
drive the Pin Mux. The Pin Mux must be configured to use GPIO/LoanIO in addition to these settings
Only reset by a cold reset (ignores warm reset). NOTE: These registers should not be modified after IO
configuration.There is no support for dynamically changing the Pin Mux selections.
GPLMUX26
Selection between GPIO and LoanIO output and output enable for GPIO26 and LoanIO26. These signals
drive the Pin Mux. The Pin Mux must be configured to use GPIO/LoanIO in addition to these settings
Only reset by a cold reset (ignores warm reset). NOTE: These registers should not be modified after IO
configuration.There is no support for dynamically changing the Pin Mux selections.
GPLMUX27
Selection between GPIO and LoanIO output and output enable for GPIO27 and LoanIO27. These signals
drive the Pin Mux. The Pin Mux must be configured to use GPIO/LoanIO in addition to these settings
Only reset by a cold reset (ignores warm reset). NOTE: These registers should not be modified after IO
configuration.There is no support for dynamically changing the Pin Mux selections.
GPLMUX28
Selection between GPIO and LoanIO output and output enable for GPIO28 and LoanIO28. These signals
drive the Pin Mux. The Pin Mux must be configured to use GPIO/LoanIO in addition to these settings
Only reset by a cold reset (ignores warm reset). NOTE: These registers should not be modified after IO
configuration.There is no support for dynamically changing the Pin Mux selections.
GPLMUX29
Selection between GPIO and LoanIO output and output enable for GPIO29 and LoanIO29. These signals
drive the Pin Mux. The Pin Mux must be configured to use GPIO/LoanIO in addition to these settings
Only reset by a cold reset (ignores warm reset). NOTE: These registers should not be modified after IO
configuration.There is no support for dynamically changing the Pin Mux selections.
System Manager
Send Feedback
on page 5-191
on page 5-192
on page 5-193
on page 5-194
on page 5-194
on page 5-195
on page 5-196
on page 5-197
on page 5-198
Pin Mux Control Group Register Descriptions
5-101
Altera Corporation

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents