Altera cyclone V Technical Reference page 183

Hard processor system
Hide thumbs Also See for cyclone V:
Table of Contents

Advertisement

4-40
gpio_raw_intstatus
Bit
10
cdp
9
nsp
8
ncp
7
prd
6
pre
5
prr
Altera Corporation
Name
Indicates whether CONF_DONE Pin has an active
interrupt or not (before masking).
0x0
0x1
Indicates whether nSTATUS Pin has an active
interrupt or not (before masking).
0x0
0x1
Indicates whether nCONFIG Pin has an active
interrupt or not (before masking).
0x0
0x1
Indicates whether PR_DONE has an active interrupt
or not (before masking).
0x0
0x1
Indicates whether PR_ERROR has an active interrupt
or not (before masking).
0x0
0x1
Indicates whether PR_READY has an active interrupt
or not (before masking).
0x0
0x1
Description
Value
Description
Inactive
Active
Value
Description
Inactive
Active
Value
Description
Inactive
Active
Value
Description
Inactive
Active
Value
Description
Inactive
Active
Value
Description
Inactive
Active
cv_5v4
2016.10.28
Access
Reset
RO
0x0
RO
0x0
RO
0x0
RO
0x0
RO
0x0
RO
0x0
FPGA Manager
Send Feedback

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents