Altera cyclone V Technical Reference page 285

cv_5v4
2016.10.28
EMACIO6
This register is used to control the peripherals connected to emac0_mdio Only reset by a cold reset
(ignores warm reset). NOTE: These registers should not be modified after IO configuration.There is no
support for dynamically changing the Pin Mux selections.
EMACIO7
This register is used to control the peripherals connected to emac0_mdc Only reset by a cold reset (ignores
warm reset). NOTE: These registers should not be modified after IO configuration.There is no support for
dynamically changing the Pin Mux selections.
EMACIO8
This register is used to control the peripherals connected to emac0_rx_ctl Only reset by a cold reset
(ignores warm reset). NOTE: These registers should not be modified after IO configuration.There is no
support for dynamically changing the Pin Mux selections.
EMACIO9
This register is used to control the peripherals connected to emac0_tx_ctl Only reset by a cold reset
(ignores warm reset). NOTE: These registers should not be modified after IO configuration.There is no
support for dynamically changing the Pin Mux selections.
EMACIO10
This register is used to control the peripherals connected to emac0_rx_clk Only reset by a cold reset
(ignores warm reset). NOTE: These registers should not be modified after IO configuration.There is no
support for dynamically changing the Pin Mux selections.
EMACIO11
This register is used to control the peripherals connected to emac0_rx_d1 Only reset by a cold reset
(ignores warm reset). NOTE: These registers should not be modified after IO configuration.There is no
support for dynamically changing the Pin Mux selections.
EMACIO12
This register is used to control the peripherals connected to emac0_rx_d2 Only reset by a cold reset
(ignores warm reset). NOTE: These registers should not be modified after IO configuration.There is no
support for dynamically changing the Pin Mux selections.
EMACIO13
This register is used to control the peripherals connected to emac0_rx_d3 Only reset by a cold reset
(ignores warm reset). NOTE: These registers should not be modified after IO configuration.There is no
support for dynamically changing the Pin Mux selections.
FLASHIO0
This register is used to control the peripherals connected to sdmmc_cmd Only reset by a cold reset
(ignores warm reset). NOTE: These registers should not be modified after IO configuration.There is no
support for dynamically changing the Pin Mux selections.
FLASHIO1
This register is used to control the peripherals connected to sdmmc_pwren Only reset by a cold reset
(ignores warm reset). NOTE: These registers should not be modified after IO configuration.There is no
support for dynamically changing the Pin Mux selections.
FLASHIO2
This register is used to control the peripherals connected to sdmmc_d0 Only reset by a cold reset (ignores
warm reset). NOTE: These registers should not be modified after IO configuration.There is no support for
dynamically changing the Pin Mux selections.
System Manager
Send Feedback
on page 5-112
on page 5-112
on page 5-113
on page 5-114
on page 5-115
on page 5-115
on page 5-116
on page 5-117
on page 5-118
on page 5-118
on page 5-119
Pin Mux Control Group Register Descriptions
5-91
Altera Corporation