Altera cyclone V Technical Reference page 887

Hard processor system
Hide thumbs Also See for cyclone V:
Table of Contents

Advertisement

13-66
write_mode
write_mode
The type of write sequence that the controller will follow for pipe write commands.
Module Instance
nandregs
Offset:
0x1D0
Access:
RW
Important: To prevent indeterminate system behavior, reserved areas of memory must not be accessed by
31
30
29
15
14
13
write_mode Fields
Bit
3:0
value
Altera Corporation
Base Address
0xFFB80000
software or hardware. Any area of the memory map that is not explicitly defined as a register
space or accessible memory is considered reserved.
28
27
26
12
11
10
Reserved
Name
The values in the field should be as follows:
• 4'h0 - This value informs the controller that the pipe
write sequence to follow is of a normal write with
the following sequence, C80, Address, Data, C10.....
• 4'h1 - This value informs the controller that the pipe
write sequence to follow is of a Cache Program with
the following sequence, C80, Address, Data,
C15, ....., C80, Address, Data, C10.
• 4'h2 - This value informs the controller that the pipe
write sequence to follow is of a Two/Four Plane
Program with the following sequence, C80, Address,
Data, C11, C81, Address, Data, C10.....
• 4'h3 - This value informs the controller that the pipe
write sequence to follow is of a 'N' Plane Program
with the following sequence, C80, Address, Data,
C11, C80, Address, Data, C10.....
0xFFB801D0
Bit Fields
25
24
23
22
Reserved
9
8
7
6
Description
Register Address
21
20
19
18
5
4
3
2
RW 0x0
Access
NAND Flash Controller
cv_5v4
2016.10.28
17
16
1
0
value
Reset
RW
0x0
Send Feedback

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents