On-Chip Ram - Altera cyclone V Technical Reference

2016.10.28
cv_5v4
Subscribe
The hard processor system (HPS) contains two types of on-chip memory. The on-chip memory types are:
• On-chip RAM—The on-chip RAM provides 64 KB of general-purpose RAM
• Boot ROM—The boot ROM contains the code required to boot the HPS from cold or warm reset
Both on-chip memories connect to the level 3 (L3) interconnect.
The hard processor system (HPS) contains on-chip RAM. The on-chip RAM provides 64 KB of general-
purpose single-port RAM and connects to the level 3 (L3) interconnect.
Related Information

On-Chip RAM

•
Boot ROM
•
On-Chip RAM
Features of the On-Chip RAM
The on-chip RAM offers the following features:
• 64-bit slave interface
• 64 KB of single-ported RAM
• Read acceptance of two, write acceptance of two, and a total acceptance of four
• Error correction code (ECC) support
• High throughput - read or write every clock cycle.
Related Information
Clock Manager
On-Chip RAM Block Diagram and System Integration
Transfers between memory and the NIC-301 L3 interconnect happen through a 64-bit interface, gated by
the
l3_main_clk
errors. For memory, read acceptance is two, write acceptance is two, and total acceptance is two with a
round-robin arbitration.
The entire RAM is either secure or non-secure. Security is enforced by the NIC-301 L3 interconnect.
2016 Intel Corporation. All rights reserved. Intel, the Intel logo, Altera, Arria, Cyclone, Enpirion, MAX, Megacore, NIOS, Quartus and Stratix words and logos
©
are trademarks of Intel Corporation in the US and/or other countries. Other marks and brands may be claimed as the property of others. Intel warrants
performance of its FPGA and semiconductor products to current specifications in accordance with Intel's standard warranty, but reserves the right to make
changes to any products and services at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any
information, product, or service described herein except as expressly agreed to in writing by Intel. Intel customers are advised to obtain the latest version of
device specifications before relying on any published information and before placing orders for products or services.
www.altera.com
101 Innovation Drive, San Jose, CA 95134
Send Feedback
on page 12-1
on page 12-3
on page 2-1
interconnect clock. ECC logic detects single-bit, corrected and double-bit, uncorrected
On-Chip Memory
12
ISO
9001:2008
Registered