Enabling The Debug Report - Altera cyclone V Technical Reference

Hard processor system
Hide thumbs Also See for cyclone V:
Table of Contents

Advertisement

cv_5v4
2016.10.28
include\configs\socfpga_cyclone5.h
parameter at line 292 to specify your actual memory size in bytes.

Enabling the Debug Report

You can enable the SDRAM calibration sequencer to produce a debug report on the UART printout or
semihosting output. To enable the debug report, follow these steps:
1. After you have enabled the UART or semihosting, open the file
handoff\sequencer_defines.h
2. Locate the line
SDRAM Controller Subsystem
Send Feedback
in a text editor.
#define RUNTIME_CAL_REPORT 0
Enabling the Debug Report
in a text editor, and change the
<project directory>\hps_isw_
and change it to
#define RUNTIME_CAL_REPORT 1
11-37
PHYS_SDRAM_1_SIZE
.
Altera Corporation

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents