Altera cyclone V Technical Reference page 857

Hard processor system
Hide thumbs Also See for cyclone V:
Table of Contents

Advertisement

13-36
NAND Flash Controller Module Registers (AXI Slave) Address Map
Register
devices_connected
page 13-73
die_mask
on page 13-
74
first_block_of_next_p
lane
on page 13-75
write_protect
13-75
re_2_re
on page 13-
76
por_reset_count
page 13-77
watchdog_reset_count
on page 13-77
Device parameters
Register
manufacturer_id
page 13-79
device_id
on page 13-
80
device_param_0
page 13-80
device_param_1
page 13-81
device_param_2
page 13-82
logical_page_data_siz
e
on page 13-82
logical_page_spare_si
ze
on page 13-83
revision
on page 13-
84
onfi_device_features
on page 13-84
onfi_optional_command
s
on page 13-85
Altera Corporation
Offset
Width Acces
on
0x250
0x260
0x270
on page
0x280
0x290
on
0x2A0
0x2B0
Offset
Width Acces
on
0x300
0x310
on
0x320
on
0x330
on
0x340
0x350
0x360
0x370
0x380
0x390
Reset Value
s
32
RW
0x0
32
RW
0x0
32
RW
0x1
32
RW
0x1
32
RW
0x32
32
RW
0x13B
32
RW
0x5B9A
Reset Value
s
32
RW
0x0
32
RO
0x0
32
RO
0x0
32
RO
0x0
32
RO
0x0
32
RO
0x0
32
RO
0x0
32
RO
0x5
32
RO
0x0
32
RO
0x0
cv_5v4
2016.10.28
Description
Description
NAND Flash Controller
Send Feedback

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents