Generic Interrupt Controller - Altera cyclone V Technical Reference

Hard processor system
Hide thumbs Also See for cyclone V:
Table of Contents

Advertisement

cv_5v4
2016.10.28
Related Information
ARM Infocenter
For more information about private timers, refer to "About the private timer and watchdog blocks" in the
Global timer, Private timers, and Watchdog registers chapter of the Cortex-A9 MPCore Technical Reference
Manual, available on the ARM Infocenter website.

Generic Interrupt Controller

Functional Description
The PL390 Generic Interrupt Controller (GIC) supports up to 180 interrupt sources, including dedicated
peripherals and IP implemented in the FPGA fabric. In a dual-core system, the GIC is shared by both
Cortex-A9 processors. Each processor also has 16 banked software-generated interrupts and 16 banked
private peripheral interrupts, which occupy GIC interrupt numbers 0 to 31.
Implementation Details
The configuration and control for the GIC is memory-mapped and accessed through the SCU. The GIC
are clocked by
Related Information
GIC Interrupt Map for the Cyclone V SoC HPS
ARM Infocenter
For more information about the PL390 GIC, refer to the Interrupt Controller chapter of the Cortex-A9
MPCore Technical Reference Manual, available on the ARM Infocenter website.
GIC Interrupt Map for the Cyclone V SoC HPS
Note: To ensure that you are using the correct GIC interrupt number, your code should refer to the
symbolic interrupt name, as shown in the Interrupt Name column. Symbolic interrupt names are
defined in a header file distributed with the source installation for your operating system
Table 9-3: GIC Interrupt Map
GIC
Source Block
Interrupt
Number
32
CortexA9_0
33
CortexA9_0
34
CortexA9_0
35
CortexA9_0
36
CortexA9_0
Cortex-A9 Microprocessor Unit Subsystem
Send Feedback
, running at ¼ the rate of
mpu_periph_clk
Interrupt Name
cpu0_parityfail
cpu0_parityfail_BTAC
cpu0_parityfail_GHB
cpu0_parityfail_I_Tag
cpu0_parityfail_I_Data
Generic Interrupt Controller
.
mpu_clk
on page 9-13
Combined Interrupts
This interrupt combines the
interrupts named:
cpu0_
.
parityfail_*
9-13
Triggering
Edge
Edge
Edge
Edge
Edge
Altera Corporation

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents