Altera cyclone V Technical Reference page 294

Hard processor system
Hide thumbs Also See for cyclone V:
Table of Contents

Advertisement

5-100
Pin Mux Control Group Register Descriptions
GPLMUX12
Selection between GPIO and LoanIO output and output enable for GPIO12 and LoanIO12. These signals
drive the Pin Mux. The Pin Mux must be configured to use GPIO/LoanIO in addition to these settings
Only reset by a cold reset (ignores warm reset). NOTE: These registers should not be modified after IO
configuration.There is no support for dynamically changing the Pin Mux selections.
GPLMUX13
Selection between GPIO and LoanIO output and output enable for GPIO13 and LoanIO13. These signals
drive the Pin Mux. The Pin Mux must be configured to use GPIO/LoanIO in addition to these settings
Only reset by a cold reset (ignores warm reset). NOTE: These registers should not be modified after IO
configuration.There is no support for dynamically changing the Pin Mux selections.
GPLMUX14
Selection between GPIO and LoanIO output and output enable for GPIO14 and LoanIO14. These signals
drive the Pin Mux. The Pin Mux must be configured to use GPIO/LoanIO in addition to these settings
Only reset by a cold reset (ignores warm reset). NOTE: These registers should not be modified after IO
configuration.There is no support for dynamically changing the Pin Mux selections.
GPLMUX15
Selection between GPIO and LoanIO output and output enable for GPIO15 and LoanIO15. These signals
drive the Pin Mux. The Pin Mux must be configured to use GPIO/LoanIO in addition to these settings
Only reset by a cold reset (ignores warm reset). NOTE: These registers should not be modified after IO
configuration.There is no support for dynamically changing the Pin Mux selections.
GPLMUX16
Selection between GPIO and LoanIO output and output enable for GPIO16 and LoanIO16. These signals
drive the Pin Mux. The Pin Mux must be configured to use GPIO/LoanIO in addition to these settings
Only reset by a cold reset (ignores warm reset). NOTE: These registers should not be modified after IO
configuration.There is no support for dynamically changing the Pin Mux selections.
GPLMUX17
Selection between GPIO and LoanIO output and output enable for GPIO17 and LoanIO17. These signals
drive the Pin Mux. The Pin Mux must be configured to use GPIO/LoanIO in addition to these settings
Only reset by a cold reset (ignores warm reset). NOTE: These registers should not be modified after IO
configuration.There is no support for dynamically changing the Pin Mux selections.
GPLMUX18
Selection between GPIO and LoanIO output and output enable for GPIO18 and LoanIO18. These signals
drive the Pin Mux. The Pin Mux must be configured to use GPIO/LoanIO in addition to these settings
Only reset by a cold reset (ignores warm reset). NOTE: These registers should not be modified after IO
configuration.There is no support for dynamically changing the Pin Mux selections.
GPLMUX19
Selection between GPIO and LoanIO output and output enable for GPIO19 and LoanIO19. These signals
drive the Pin Mux. The Pin Mux must be configured to use GPIO/LoanIO in addition to these settings
Only reset by a cold reset (ignores warm reset). NOTE: These registers should not be modified after IO
configuration.There is no support for dynamically changing the Pin Mux selections.
GPLMUX20
Selection between GPIO and LoanIO output and output enable for GPIO20 and LoanIO20. These signals
drive the Pin Mux. The Pin Mux must be configured to use GPIO/LoanIO in addition to these settings
Only reset by a cold reset (ignores warm reset). NOTE: These registers should not be modified after IO
configuration.There is no support for dynamically changing the Pin Mux selections.
Altera Corporation
on page 5-184
on page 5-185
on page 5-186
on page 5-186
on page 5-187
on page 5-188
on page 5-189
on page 5-190
on page 5-190
cv_5v4
2016.10.28
System Manager
Send Feedback

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents