Altera cyclone V Technical Reference page 851

Hard processor system
Hide thumbs Also See for cyclone V:
Table of Contents

Advertisement

13-30
Copying a Memory Area (Single Plane)
For a multi-plane device, if the
to 1, multi-plane copy-back is available as an option. In this case, the block address specified must be
plane-aligned and the value <PP> must specify the total number of pages to copy as a multiple of the
number of planes. The block address continues incrementing, keeping the page address fixed, for the total
number of planes in the device before incrementing the page address.
A
pipe_cpyback_cmd_comp
operation of all <PP> pages. If any page program operation (as a part of copy back operation) results in a
program failure in the device, the
address is updated in the
Copying a Memory Area (Single Plane)
To copy <PP> pages from one memory location to another:
1. Write to the command register, setting the
address of the area to be copied.
2. Write 0x1000 to the
3. Write to the command register, setting the
address of the new area to be written.
4. Write 0x11<PP> to the
Copying a Memory Area (Multi-Plane)
To copy <PP> pages from one memory location to another:
1. Set the
2. Write to the command register, setting the
address of the area to be copied. The address must be plane-aligned.
3. Write 0x1000 to the
4. Write to the command register, setting the
address of the new area to be written. This address must also be plane-aligned.
5. Write 0x11<PP> to the
The parameter <PP> must be a multiple of the number of planes in the device.
Pipeline Read-Ahead and Write-Ahead Operations
The NAND flash controller supports pipeline read-ahead and write-ahead operations. However, the flash
device might have limited support for this function. If the device does not support pipeline read-ahead or
write-ahead, the flash controller processes these commands as standard reads or writes.
The NAND flash controller can handle at the most four outstanding pipeline commands, queued up in the
order in which the flash controller received the commands. The flash controller operates on the pipeline
command at the head of the queue until all the pages corresponding to the pipeline command are
executed. The flash controller then pops the pipeline command at the head of the queue and proceeds to
work on the next pipeline command in the queue.
Pipeline Read-Ahead Function
The pipeline read-ahead function allows for a continuous reading of the flash memory. On receiving a
pipeline read command, the flash controller immediately issues a load command to the device. While data
is read out with MAP01 commands in a consecutive or multi-plane address pattern, the flash controller
Altera Corporation
flag
interrupt is generated when the flash controller has completed copy-back
program_fail
err_block_addr0
register.
Data
register, where <PP> is the number of pages to copy.
Data
bit of the
flag
multiplane_operation
register.
Data
register, where <PP> is the number of pages to copy.
Data
bit in the
multiplane_operation
interrupt is issued. The failing page's block and page
and
err_page_addr0
field to 2 and the
CMD_MAP
field to 2 and the
CMD_MAP
register in the
field to 2 and the
CMD_MAP
field to 2 and the
CMD_MAP
register in the
config
registers in the
status
field to the starting
BLK_ADDR
field to the starting
BLK_ADDR
group to 1.
config
field to the starting
BLK_ADDR
field to the starting
BLK_ADDR
NAND Flash Controller
cv_5v4
2016.10.28
group is set
group.
Send Feedback

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents