Basic Flash Programming - Altera cyclone V Technical Reference

Hard processor system
Hide thumbs Also See for cyclone V:
Table of Contents

Advertisement

13-22

Basic Flash Programming

Basic Flash Programming
This section describes the steps that must be taken by the software to access and control the NAND flash
controller.
NAND Flash Controller Optimization Sequence
The software must configure the flash device for interrupt or polling mode, using the
rb_pin_enabled
program the additional registers, to select the times and frequencies of the polling. Program the following
registers in the
• Set the
• For polling mode, set the
operation of the NAND flash controller, and the desired wait value.
• For polling mode, set the
on the speed of operation of the NAND flash controller, and the desired wait value.
• For polling mode, set the
the speed of operation of the NAND flash controller, and the desired wait value.
• For polling mode, set the
the speed of operation of the NAND flash controller, and the desired wait value.
At any time, the software can change any flash device from interrupt mode to polling mode or vice-versa,
using the
bank0
The software must ensure that the particular flash device does not have any outstanding transactions
before changing the mode of operation for that particular flash device.
Device Initialization Sequence
At initialization, the host software must program the following registers in the
• Set the
• Set the
• Set the
• Set the
• Set the
• Set the
• If the device allows two ROW address cycles, the
be set to 1. The host program can ensure this condition either of the following ways:
• Set the
controller's reset initialization sequence, causing the flash controller to initialize the bit automati‐
cally.
• Set the
• Clear the
The NAND flash controller can identify the flash device features, allowing you to initialize the flash
controller registers to interface correctly with the device, as described in Discovery and Initialization.
However, a few NAND devices do not follow any universally accepted identification protocol. If connected
to such a device, the NAND flash controller cannot identify it correctly. If you are using such a device,
your software must use other means to ensure that the initialization registers are set up correctly.
Altera Corporation
register in the
config
group:
config
register to the desired mode of operation for each flash device.
rb_pin_enabled
load_wait_cnt
program_wait_cnt
erase_wait_cnt
int_mon_cyccnt
bit of the
rb_pin_enabled
register to 1.
devices_connected
register to 8.
device_width
device_main_area_size
device_spare_area_size
register according to the parameters of the flash device.
pages_per_block
register according to the parameters of the flash device.
number_of_planes
bit of the
flag
bootstrap_two_row_addr_cycles
bit of the
flag
two_row_addr_cycles
chip_enable_dont_care
group. If the device is in polling mode, the software must also
register to the appropriate value depending on the speed of
register to the appropriate value by software depending
register to the appropriate value by software depending on
register to the appropriate value by software depending on
register.
register to the appropriate value.
register to the appropriate value.
bit of the
flag
register directly to 1.
register in the
config
bank0
config
two_row_addr_cycles
register to 1 prior to the NAND flash
group to 0.
cv_5v4
2016.10.28
bit of the
group:
register must
NAND Flash Controller
Send Feedback

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents