Altera cyclone V Technical Reference page 905

Hard processor system
Hide thumbs Also See for cyclone V:
Table of Contents

Advertisement

13-84
revision
logical_page_spare_size Fields
Bit
15:0
value
revision
Controller revision number
Module Instance
nandregs
Offset:
0x370
Access:
RO
Important: To prevent indeterminate system behavior, reserved areas of memory must not be accessed by
31
30
15
14
revision Fields
Bit
15:0
value
onfi_device_features
Features supported by the connected ONFI device
Module Instance
nandregs
Offset:
0x380
Altera Corporation
Name
Logical page spare area size in bytes. If multiple
devices are connected on a single chip select, physical
page spare size will be multiplied by the number of
devices to arrive at logical page size.
software or hardware. Any area of the memory map that is not explicitly defined as a register
space or accessible memory is considered reserved.
29
28
27
26
13
12
11
10
Name
Controller revision number
Description
Base Address
0xFFB80000
Bit Fields
25
24
23
22
Reserved
9
8
7
6
value
RO 0x5
Description
Base Address
0xFFB80000
Access
Register Address
0xFFB80370
21
20
19
18
5
4
3
2
Access
Register Address
0xFFB80380
NAND Flash Controller
cv_5v4
2016.10.28
Reset
RO
0x0
17
16
1
0
Reset
RO
0x5
Send Feedback

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents