Altera cyclone V Technical Reference page 327

cv_5v4
2016.10.28
GENERALIO8
This register is used to control the peripherals connected to trace_d7 Only reset by a cold reset (ignores
warm reset). NOTE: These registers should not be modified after IO configuration.There is no support for
dynamically changing the Pin Mux selections.
Module Instance
sysmgr
Offset:
0x4A0
Access:
RW
Important: To prevent indeterminate system behavior, reserved areas of memory must not be accessed by
31 30
15 14
GENERALIO8 Fields
Bit
1:0
sel
GENERALIO9
This register is used to control the peripherals connected to spim0_clk Only reset by a cold reset (ignores
warm reset). NOTE: These registers should not be modified after IO configuration.There is no support for
dynamically changing the Pin Mux selections.
Module Instance
sysmgr
Offset:
0x4A4
Access:
RW
System Manager
Send Feedback
0xFFD08000
software or hardware. Any area of the memory map that is not explicitly defined as a register
space or accessible memory is considered reserved.
29 28 27 26
13 12 11 10
Name
Select peripheral signals connected trace_d7. 0 : Pin is
connected to GPIO/LoanIO number 56. 1 : Pin is
connected to Peripheral signal I2C0.SCL. 2 : Pin is
connected to Peripheral signal SPIS1.MISO. 3 : Pin is
connected to Peripheral signal TRACE.D7.
0xFFD08000
Base Address
Bit Fields
25 24 23 22
Reserved
9 8 7 6
Reserved
Description
Base Address
GENERALIO8
Register Address
0xFFD084A0
21 20 19 18
5 4 3 2
Access
Register Address
0xFFD084A4
5-133
17 16
1 0
sel
RW 0x0
Reset
RW 0x0
Altera Corporation