System Trace Macrocell (Stm) Module Address Map - Altera cyclone V Technical Reference

Hard processor system
Hide thumbs Also See for cyclone V:
Table of Contents

Advertisement

cv_5v4
2016.10.28

System Trace Macrocell (STM) Module Address Map

This address space holds the registers used for Coresight System Trace Macrocell. For detailed information
about the STM module and register descriptions,
CoreSight STM-101.
Table 10-14: STM Module Address Range
Module Instance
STM
Debug Access Port (DAP) Module Address Map
This address space is allocated to the Debug Access Port (DAP). For detailed information about the use of
this address space,
Table 10-15: DAP Module Address Range
Module Instance
DAP
Table 10-16: DAP Module Register Space
Register Group
DAP ROM
ETF
CTI
TPIU
Trace Funnel
STM
CoreSight Debug and Trace
Send Feedback
Start Address
0xFC000000
click here
to access the ARM documentation for the DAP.
Start Address
0xFF000000
Description
This address space is
allocated for the Debug
Access Port (DAP)
ROM.
This address space is
allocated for the
Embedded Trace FIFO.
This address space is
allocated for the Cross-
Trigger Interface (CTI).
This address space is
allocated for the Trace
Port Interface Unit.
This is the address
space is allocated for
the Trace Funnel.
This address space is
allocated for the System
Trace Macrocell (STM).
System Trace Macrocell (STM) Module Address Map
click here
to access the ARM documentation for the
Start Address
0xFF000000
0xFF001000
0xFF002000
0xFF003000
0xFF004000
0xFF005000
End Address
0xFEFFFFFF
End Address
0xFF1FFFFF
End Address
0xFF000FFF
0xFF001FFF
0xFF002FFF
0xFF003FFF
0xFF004FFF
0xFF005FFF
Altera Corporation
10-23

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents