Altera cyclone V Technical Reference page 547

Hard processor system
Hide thumbs Also See for cyclone V:
Table of Contents

Advertisement

cv_5v4
2016.10.28
fn_mod Fields
Bit
1
wr
0
rd
Slave Register Group Register Descriptions
Registers associated with slave interfaces.
Offset:
0x42000
DAP Register Descriptions
Registers associated with the DAP slave interface. This slave is used by the DAP to access slaves attached to
the L3/L4 Interconnect.
Offset:
0x0
fn_mod2
on page 7-99
Controls bypass merge of upsizing/downsizing.
fn_mod_ahb
Controls how AHB-lite burst transactions are converted to AXI tranactions.
read_qos
on page 7-101
QoS (Quality of Service) value for the read channel.
write_qos
QoS (Quality of Service) value for the write channel.
fn_mod
on page 7-103
Sets the block issuing capability to multiple or single outstanding transactions.
fn_mod2
Controls bypass merge of upsizing/downsizing.
Module Instance
l3regs
Offset:
0x42024
System Interconnect
Send Feedback
Name
Value
0x0
0x1
Value
0x0
0x1
on page 7-100
on page 7-102
0xFF800000
Slave Register Group Register Descriptions
Description
Description
Multiple outstanding write transactions
Only a single outstanding write transaction
Description
Multiple outstanding read transactions
Only a single outstanding read transaction
Base Address
Access
Register Address
0xFF842024
7-99
Reset
RW
0x0
RW
0x0
Altera Corporation

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents