Altera cyclone V Technical Reference page 646

Hard processor system
Hide thumbs Also See for cyclone V:
Table of Contents

Advertisement

9-10
The Boot Region
The MPU address map is divided into the following regions:
• The boot region
• The SDRAM region
• The FPGA slaves region
• The HPS peripherals region
Note: The
Related Information
ARM Infocenter
For more information about the MMU, refer to the Memory Management Unit chapter of the Cortex-A9
Technical Reference Manual, available on the ARM Infocenter website.
The Boot Region
The boot region is 1 MB in size, based at address 0. After power-on, or after reset of the system intercon‐
nect, the boot region is occupied by the boot ROM, allowing the Cortex-A9 MPCore to boot. Although
the boot region size is 1 MB, accesses beyond 64 KB are illegal because the boot ROM is only 64 KB.
The 1 MB boot region can be subsequently remapped to the bottom 1 MB of SDRAM region by adjusting
the L2 cache address filter.
Note: Alternatively, the boot region can be mapped to the 64 KB on-chip RAM.
Related Information
Address Remapping
For more information about address remapping
System Interconnect
Altera Corporation
bit in the
register must be set before enabling the MMU.
SMP
ACTLR
on page 7-11
on page 7-1
Cortex-A9 Microprocessor Unit Subsystem
Send Feedback
cv_5v4
2016.10.28

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents