Altera cyclone V Technical Reference page 293

cv_5v4
2016.10.28
GPLMUX3
Selection between GPIO and LoanIO output and output enable for GPIO3 and LoanIO3. These signals
drive the Pin Mux. The Pin Mux must be configured to use GPIO/LoanIO in addition to these settings
Only reset by a cold reset (ignores warm reset). NOTE: These registers should not be modified after IO
configuration.There is no support for dynamically changing the Pin Mux selections.
GPLMUX4
Selection between GPIO and LoanIO output and output enable for GPIO4 and LoanIO4. These signals
drive the Pin Mux. The Pin Mux must be configured to use GPIO/LoanIO in addition to these settings
Only reset by a cold reset (ignores warm reset). NOTE: These registers should not be modified after IO
configuration.There is no support for dynamically changing the Pin Mux selections.
GPLMUX5
Selection between GPIO and LoanIO output and output enable for GPIO5 and LoanIO5. These signals
drive the Pin Mux. The Pin Mux must be configured to use GPIO/LoanIO in addition to these settings
Only reset by a cold reset (ignores warm reset). NOTE: These registers should not be modified after IO
configuration.There is no support for dynamically changing the Pin Mux selections.
GPLMUX6
Selection between GPIO and LoanIO output and output enable for GPIO6 and LoanIO6. These signals
drive the Pin Mux. The Pin Mux must be configured to use GPIO/LoanIO in addition to these settings
Only reset by a cold reset (ignores warm reset). NOTE: These registers should not be modified after IO
configuration.There is no support for dynamically changing the Pin Mux selections.
GPLMUX7
Selection between GPIO and LoanIO output and output enable for GPIO7 and LoanIO7. These signals
drive the Pin Mux. The Pin Mux must be configured to use GPIO/LoanIO in addition to these settings
Only reset by a cold reset (ignores warm reset). NOTE: These registers should not be modified after IO
configuration.There is no support for dynamically changing the Pin Mux selections.
GPLMUX8
Selection between GPIO and LoanIO output and output enable for GPIO8 and LoanIO8. These signals
drive the Pin Mux. The Pin Mux must be configured to use GPIO/LoanIO in addition to these settings
Only reset by a cold reset (ignores warm reset). NOTE: These registers should not be modified after IO
configuration.There is no support for dynamically changing the Pin Mux selections.
GPLMUX9
Selection between GPIO and LoanIO output and output enable for GPIO9 and LoanIO9. These signals
drive the Pin Mux. The Pin Mux must be configured to use GPIO/LoanIO in addition to these settings
Only reset by a cold reset (ignores warm reset). NOTE: These registers should not be modified after IO
configuration.There is no support for dynamically changing the Pin Mux selections.
GPLMUX10
Selection between GPIO and LoanIO output and output enable for GPIO10 and LoanIO10. These signals
drive the Pin Mux. The Pin Mux must be configured to use GPIO/LoanIO in addition to these settings
Only reset by a cold reset (ignores warm reset). NOTE: These registers should not be modified after IO
configuration.There is no support for dynamically changing the Pin Mux selections.
GPLMUX11
Selection between GPIO and LoanIO output and output enable for GPIO11 and LoanIO11. These signals
drive the Pin Mux. The Pin Mux must be configured to use GPIO/LoanIO in addition to these settings
Only reset by a cold reset (ignores warm reset). NOTE: These registers should not be modified after IO
configuration.There is no support for dynamically changing the Pin Mux selections.
System Manager
Send Feedback
on page 5-177
on page 5-178
on page 5-178
on page 5-179
on page 5-180
on page 5-181
on page 5-182
on page 5-182
on page 5-183
Pin Mux Control Group Register Descriptions
5-99
Altera Corporation