Altera cyclone V Technical Reference page 312

5-118
FLASHIO0
FLASHIO0
This register is used to control the peripherals connected to sdmmc_cmd Only reset by a cold reset
(ignores warm reset). NOTE: These registers should not be modified after IO configuration.There is no
support for dynamically changing the Pin Mux selections.
Module Instance
sysmgr
Offset:
0x450
Access:
RW
Important: To prevent indeterminate system behavior, reserved areas of memory must not be accessed by
31 30
15 14
FLASHIO0 Fields
Bit
1:0
sel
FLASHIO1
This register is used to control the peripherals connected to sdmmc_pwren Only reset by a cold reset
(ignores warm reset). NOTE: These registers should not be modified after IO configuration.There is no
support for dynamically changing the Pin Mux selections.
Module Instance
sysmgr
Offset:
0x454
Access:
RW
Altera Corporation
software or hardware. Any area of the memory map that is not explicitly defined as a register
space or accessible memory is considered reserved.
29 28 27 26
13 12 11 10
Name
Select peripheral signals connected sdmmc_cmd. 0 :
Pin is connected to GPIO/LoanIO number 36. 1 : Pin
is connected to Peripheral signal not applicable. 2 :
Pin is connected to Peripheral signal USB0.D0. 3 : Pin
is connected to Peripheral signal SDMMC.CMD.
Base Address
0xFFD08000
Bit Fields
25 24 23 22
Reserved
9 8 7 6
Reserved
Description
Base Address
0xFFD08000
Register Address
0xFFD08450
21 20 19 18
5 4 3 2
Access
Register Address
0xFFD08454
cv_5v4
2016.10.28
17 16
1 0
sel
RW 0x0
Reset
RW 0x0
System Manager
Send Feedback