Altera cyclone V Technical Reference page 345

cv_5v4
2016.10.28
MIXED1IO21
This register is used to control the peripherals connected to qspi_ss1 Only reset by a cold reset (ignores
warm reset). NOTE: These registers should not be modified after IO configuration.There is no support for
dynamically changing the Pin Mux selections.
Module Instance
sysmgr
Offset:
0x554
Access:
RW
Important: To prevent indeterminate system behavior, reserved areas of memory must not be accessed by
31 30
15 14
MIXED1IO21 Fields
Bit
1:0
sel
MIXED2IO0
This register is used to control the peripherals connected to emac1_mdio Only reset by a cold reset
(ignores warm reset). NOTE: These registers should not be modified after IO configuration.There is no
support for dynamically changing the Pin Mux selections.
Module Instance
sysmgr
Offset:
0x558
Access:
RW
System Manager
Send Feedback
0xFFD08000
software or hardware. Any area of the memory map that is not explicitly defined as a register
space or accessible memory is considered reserved.
29 28 27 26
13 12 11 10
Name
Select peripheral signals connected qspi_ss1. 0 : Pin is
connected to GPIO/LoanIO number 35. 1 : Pin is
connected to Peripheral signal not applicable. 2 : Pin
is connected to Peripheral signal not applicable. 3 :
Pin is connected to Peripheral signal QSPI.SS1.
0xFFD08000
Base Address
Bit Fields
25 24 23 22
Reserved
9 8 7 6
Reserved
Description
Base Address
MIXED1IO21
Register Address
0xFFD08554
21 20 19 18
5 4 3 2
Access
Register Address
0xFFD08558
5-151
17 16
1 0
sel
RW 0x0
Reset
RW 0x0
Altera Corporation