Altera cyclone V Technical Reference page 446

Hard processor system
Hide thumbs Also See for cyclone V:
Table of Contents

Advertisement

6-14
fifotriplebyte
Offset:
0x14
Access:
RW
Important: To prevent indeterminate system behavior, reserved areas of memory must not be accessed by
31
30
15
14
fifodoublebyte Fields
Bit
15:0
value
fifotriplebyte
Writes to the FIFO Triple Byte Register write a triple byte value to the command FIFO. If the command
FIFO is full, the APB write operation is stalled until the command FIFO is not full. Reads from the Triple
Byte FIFO Register read a triple byte value from the command FIFO. If the command FIFO is empty, the
APB read operation is stalled until the command FIFO is not empty. See the ARM documentation for a
description of the read and write values. The name of this register in ARM documentation is BWFIFO3 for
writes and BRFIFO3 for reads.
Module Instance
scanmgr
Offset:
0x18
Access:
RW
Important: To prevent indeterminate system behavior, reserved areas of memory must not be accessed by
Altera Corporation
software or hardware. Any area of the memory map that is not explicitly defined as a register
space or accessible memory is considered reserved.
29
28
27
26
13
12
11
10
Name
Transfers double byte value to/from command FIFO
software or hardware. Any area of the memory map that is not explicitly defined as a register
space or accessible memory is considered reserved.
Bit Fields
25
24
23
22
Reserved
9
8
7
6
value
RW 0x0
Description
Base Address
0xFFF02000
21
20
19
18
5
4
3
2
Access
Register Address
0xFFF02018
cv_5v4
2016.10.28
17
16
1
0
Reset
RW
0x0
Scan Manager
Send Feedback

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents