Features Of The Scan Manager - Altera cyclone V Technical Reference

Hard processor system
Hide thumbs Also See for cyclone V:
Table of Contents

Advertisement

2016.10.28
cv_5v4
Subscribe
The scan manager is used to configure and manage the HPS I/O pins, and communicate with the FPGA
JTAG test access port (TAP) controller. The scan manager drives the HPS I/O scan chains to configure the
I/O bank properties before the pins are used by the peripherals in HPS. The scan manager can also
optionally communicate with the FPGA JTAG TAP controller to send commands for purposes such as
managing cyclic redundancy check (CRC) errors detected by the FPGA control block. When the scan
manager communicates with the FPGA JTAG TAP controller, input on the FPGA JTAG pins is ignored.
The scan manager contains an ARM
scan-chain JTAG master interface. One scan chain connects to the FPGA JTAG and uses the standard
JTAG signals. Four other scan chains connect to the HPS I/O banks, using the JTAG clock and data
outputs as a parallel-to-serial converter.
Related Information
http://infocenter.arm.com
For more information about the ARM JTAG-AP, refer to the DAP Components chapter of the CoreSight
SoC Technical Reference Manual , which you can download from the ARM Infocenter website.

Features of the Scan Manager

• Drives all the I/O scan chains for HPS I/O banks
• Allows the HPS to access the FPGA JTAG TAP controller
2016 Intel Corporation. All rights reserved. Intel, the Intel logo, Altera, Arria, Cyclone, Enpirion, MAX, Megacore, NIOS, Quartus and Stratix words and logos
©
are trademarks of Intel Corporation in the US and/or other countries. Other marks and brands may be claimed as the property of others. Intel warrants
performance of its FPGA and semiconductor products to current specifications in accordance with Intel's standard warranty, but reserves the right to make
changes to any products and services at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any
information, product, or service described herein except as expressly agreed to in writing by Intel. Intel customers are advised to obtain the latest version of
device specifications before relying on any published information and before placing orders for products or services.
www.altera.com
101 Innovation Drive, San Jose, CA 95134
Send Feedback
JTAG Access Port (JTAG-AP). The JTAG-AP implements a multiple
®
Scan Manager
6
ISO
9001:2008
Registered

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents