Altera cyclone V Technical Reference page 213
Hard processor system
Hide thumbs
Also See for cyclone V:
- Device handbook (1077 pages) ,
- User manual (136 pages) ,
- Reference manual (66 pages)
Table of Contents
Advertisement
cv_5v4
2016.10.28
Register
GPLINMUX66
on page 5-
171
GPLINMUX67
on page 5-
171
GPLINMUX68
on page 5-
172
GPLINMUX69
on page 5-
173
GPLINMUX70
on page 5-
174
GPLMUX0
on page 5-174
GPLMUX1
on page 5-175
GPLMUX2
on page 5-176
GPLMUX3
on page 5-177
GPLMUX4
on page 5-178
GPLMUX5
on page 5-178
GPLMUX6
on page 5-179
GPLMUX7
on page 5-180
GPLMUX8
on page 5-181
GPLMUX9
on page 5-182
GPLMUX10
on page 5-
182
GPLMUX11
on page 5-
183
GPLMUX12
on page 5-
184
GPLMUX13
on page 5-
185
GPLMUX14
on page 5-
186
System Manager
Send Feedback
Offset
Width Acces
s
0x5C0
32
RW
0x5C4
32
RW
0x5C8
32
RW
0x5CC
32
RW
0x5D0
32
RW
0x5D4
32
RW
0x5D8
32
RW
0x5DC
32
RW
0x5E0
32
RW
0x5E4
32
RW
0x5E8
32
RW
0x5EC
32
RW
0x5F0
32
RW
0x5F4
32
RW
0x5F8
32
RW
0x5FC
32
RW
0x600
32
RW
0x604
32
RW
0x608
32
RW
0x60C
32
RW
System Manager Module Address Map
Reset Value
GPIO/LoanIO 66 Input Mux
0x0
Selection Register
GPIO/LoanIO 67 Input Mux
0x0
Selection Register
GPIO/LoanIO 68 Input Mux
0x0
Selection Register
GPIO/LoanIO 69 Input Mux
0x0
Selection Register
GPIO/LoanIO 70 Input Mux
0x0
Selection Register
GPIO/LoanIO 0 Output/Output
0x0
Enable Mux Selection Register
GPIO/LoanIO 1 Output/Output
0x0
Enable Mux Selection Register
GPIO/LoanIO 2 Output/Output
0x0
Enable Mux Selection Register
GPIO/LoanIO 3 Output/Output
0x0
Enable Mux Selection Register
GPIO/LoanIO 4 Output/Output
0x0
Enable Mux Selection Register
GPIO/LoanIO 5 Output/Output
0x0
Enable Mux Selection Register
GPIO/LoanIO 6 Output/Output
0x0
Enable Mux Selection Register
GPIO/LoanIO 7 Output/Output
0x0
Enable Mux Selection Register
GPIO/LoanIO 8 Output/Output
0x0
Enable Mux Selection Register
GPIO/LoanIO 9 Output/Output
0x0
Enable Mux Selection Register
GPIO/LoanIO 10 Output/Output
0x0
Enable Mux Selection Register
GPIO/LoanIO 11 Output/Output
0x0
Enable Mux Selection Register
GPIO/LoanIO 12 Output/Output
0x0
Enable Mux Selection Register
GPIO/LoanIO 13 Output/Output
0x0
Enable Mux Selection Register
GPIO/LoanIO 14 Output/Output
0x0
Enable Mux Selection Register
5-19
Description
Altera Corporation
- Quick Links:
- On-Chip Memory
Hide quick links:
Advertisement
Table of Contents
