Altera cyclone V Technical Reference page 600

Hard processor system
Hide thumbs Also See for cyclone V:
Table of Contents

Advertisement

8-18
fn_mod
fn_mod2 Fields
Bit
0
bypass_merge
fn_mod
Sets the block issuing capability to multiple or single outstanding transactions.
Module Instance
fpga2hpsregs
Offset:
0x44108
Access:
RW
Important: To prevent indeterminate system behavior, reserved areas of memory must not be accessed by
31
30
15
14
fn_mod Fields
Bit
1
wr
Altera Corporation
Name
Controls bypass merge of upsizing/downsizing.
Value
0x0
0x1
software or hardware. Any area of the memory map that is not explicitly defined as a register
space or accessible memory is considered reserved.
29
28
27
26
13
12
11
10
Name
Value
0x0
0x1
Description
Description
The network can alter transactions.
The network does not alter any transactions
that could pass through the upsizer legally
without alteration.
Base Address
0xFF600000
Bit Fields
25
24
23
22
Reserved
9
8
7
6
Reserved
Description
Description
Multiple outstanding write transactions
Only a single outstanding write transaction
Access
Register Address
0xFF644108
21
20
19
18
5
4
3
2
Access
cv_5v4
2016.10.28
Reset
RW
0x0
17
16
1
0
wr
rd
RW
RW 0x0
0x0
Reset
RW
0x0
HPS-FPGA Bridges
Send Feedback

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents