Altera cyclone V Technical Reference page 1149

Hard processor system
Hide thumbs Also See for cyclone V:
Table of Contents

Advertisement

15-60
flashcmdwrdataup
flashcmdwrdatalo Fields
Bit
31:0
data
flashcmdwrdataup
Module Instance
qspiregs
Offset:
0xAC
Access:
RW
31
30
15
14
flashcmdwrdataup Fields
Bit
31:0
data
moduleid
Altera Corporation
Name
This is the command write data lower byte. This
should be setup before triggering the command with
execute field (bit 0) of the Flash Command Control
register. It is the data that is to be written to the flash
for any status or configuration write operation carried
out by triggering the event in the Flash Command
Control register.
29
28
27
26
13
12
11
10
Name
This is the command write data upper byte. This
should be setup before triggering the command with
execute field (bit 0) of the Flash Command Control
register. It is the data that is to be written to the flash
for any status or configuration write operation carried
out by triggering the event in the Flash Command
Control register.
Description
Base Address
0xFF705000
Bit Fields
25
24
23
22
data
RW 0x0
9
8
7
6
data
RW 0x0
Description
Access
Register Address
0xFF7050AC
21
20
19
18
5
4
3
2
Access
Quad SPI Flash Controller
cv_5v4
2016.10.28
Reset
RW
0x0
17
16
1
0
Reset
RW
0x0
Send Feedback

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents