Altera cyclone V Technical Reference page 1075

Hard processor system
Hide thumbs Also See for cyclone V:
Table of Contents

Advertisement

cv_5v4
2016.10.28
Bit
20:18
dmadatawidth
17:16
dmaintf
15:10
haddrwidth
9:7
hdatawidth
6
hbus
5:1
nc
0
ct
uhs_reg
UHS-1 Register
SD/MMC Controller
Send Feedback
Name
Encodes bit width of external DMA controller
interface. Doesn't apply to the SD/MMC because it
has no external DMA controller interface.
Value
0x1
DMA interface type
Value
0x0
Slave bus address width less one
Value
0xc
Slave bus data width
Value
0x1
Slave bus type.
Value
0x0
Maximum number of cards less one
Value
0x0
Supported card types
Value
0x1
Description
Description
32-bits wide
Description
No External DMA Controller Interface (SD/
MMC has its own internal DMA Controller
Description
Width 13 Bits
Description
Width 32 Bits
Description
APB Bus
Description
1 Card
Description
Card Type SD/MMC
14-129
uhs_reg
Access
Reset
RO
0x1
RO
0x0
RO
0xC
RO
0x1
RO
0x0
RO
0x0
RO
0x1
Altera Corporation

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents