Altera cyclone V Technical Reference page 1066

Hard processor system
Hide thumbs Also See for cyclone V:
Table of Contents

Advertisement

14-120
fifoth
Bit
2
fifo_empty
1
fifo_tx_watermark
0
fifo_rx_watermark
fifoth
DMA and FIFO Control Fields.
Module Instance
sdmmc
Offset:
0x4C
Access:
RW
Important: To prevent indeterminate system behavior, reserved areas of memory must not be accessed by
Altera Corporation
Name
FIFO is empty status.
Value
0x1
0x0
FIFO reached Transmit watermark level; not qualified
with data transfer.
Value
0x1
0x0
FIFO reached Receive watermark level; not qualified
with data transfer
Value
0x0
0x1
0xFF704000
software or hardware. Any area of the memory map that is not explicitly defined as a register
space or accessible memory is considered reserved.
Description
Description
FIFO is empty
FIFO not empty
Description
FIFO reached transmit watermark level: not
qualified with data transfer.
FIFO not at transmit watermark Level
Description
FIFO reached watermark level; not qualified
with data transfer.
FIFO not at watermark Level
Base Address
Access
Register Address
0xFF70404C
cv_5v4
2016.10.28
Reset
RO
0x1
RO
0x1
RO
0x0
SD/MMC Controller
Send Feedback

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents