Altera cyclone V Technical Reference page 1057

Hard processor system
Hide thumbs Also See for cyclone V:
Table of Contents

Advertisement

cv_5v4
2016.10.28
mintsts Fields
Bit
16
sdio_interrupt
15
ebe
14
acd
13
strerr
12
hlwerr
SD/MMC Controller
Send Feedback
Name
Interrupt from SDIO card: one bit for each card.
Bit[16] is for Card[0]. SDIO interrupt for card
enabled only if corresponding sdio_int_mask bit is set
in Interrupt mask register (mask bit 1 enables
interrupt; 0 masks interrupt). In MMC-Ver3.3-only
mode, bits always 0.
Value
0x1
0x0
Interrupt enabled only if corresponding bit in
interrupt mask register is set.
Value
0x0
0x1
Interrupt enabled only if corresponding bit in
interrupt mask register is set.
Value
0x0
0x1
Interrupt enabled only if corresponding bit in
interrupt mask register is set.
Value
0x0
0x1
Interrupt enabled only if corresponding bit in
interrupt mask register is set.
Value
0x0
0x1
Description
Description
SDIO interrupt from card
No SDIO interrupt from card
Description
End-bit error Mask
End-bit error No Mask
Description
Auto command done Mask
Auto command done No Mask
Description
Start-bit error Mask
Start-bit error No Mask
Description
Hardware locked write error Mask
Hardware locked write error No Mask
14-111
mintsts
Access
Reset
RO
0x0
RO
0x0
RO
0x0
RO
0x0
RO
0x0
Altera Corporation

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents