Qspi Flash Module Data (Ahb Slave) Address Map - Altera cyclone V Technical Reference

Hard processor system
Hide thumbs Also See for cyclone V:
Table of Contents

Advertisement

cv_5v4
2016.10.28
Module Instance
qspiregs
Offset:
0xFC
Access:
RO
Important: To prevent indeterminate system behavior, reserved areas of memory must not be accessed by
31
30
15
14
moduleid Fields
Bit
24:0
value

QSPI Flash Module Data (AHB Slave) Address Map

This address space is allocated for QSPI direct, indirect, and SPI legacy mode accesses. For more
information, please refer to the Quad SPI Flash Controller chapter in the Hard Processor System Technical
Reference Manual.
Table 15-5: QSPI Flash Module Data Space Address Range
Module Instance
QSPI_DATA
Document Revision History
Table 15-6: Document Revision History
Date
October 2016
Quad SPI Flash Controller
Send Feedback
0xFF705000
software or hardware. Any area of the memory map that is not explicitly defined as a register
space or accessible memory is considered reserved.
29
28
27
26
Reserved
13
12
11
10
Name
0xFFA00000
Version
2016.10.28
Maintenance release
QSPI Flash Module Data (AHB Slave) Address Map
Base Address
Bit Fields
25
24
23
22
9
8
7
6
value
RO 0x1001
Description
Start Address
Register Address
0xFF7050FC
21
20
19
18
value
RO 0x1001
5
4
3
2
Access
End Address
0xFFAFFFFF
Changes
15-61
17
16
1
0
Reset
RO
0x1001
Altera Corporation

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents