Altera cyclone V Technical Reference page 1144

Hard processor system
Hide thumbs Also See for cyclone V:
Table of Contents

Advertisement

cv_5v4
2016.10.28
Bit
23
enrddata
22:20
numrddatabytes
19
encmdaddr
18
enmodebit
Quad SPI Flash Controller
Send Feedback
Name
If enabled, the command specified in the command
opcode field (bits 31:24) requires read data bytes to be
received from the device.
Value
0x1
0x0
Up to 8 data bytes may be read using this command.
Set to 0 for 1 byte and 7 for 8 bytes.
Value
0x0
0x1
0x2
0x3
0x4
0x5
0x6
0x7
If enabled, the command specified in bits 31:24
requires an address. This should be setup before
triggering the command via writing a 1 to the execute
field.
Value
0x1
0x0
Set to 1 to ensure the mode bits as defined in the
Mode Bit Configuration register are sent following the
address bytes.
Value
0x1
0x0
Description
Description
Command Requires read data
No Action
Description
Read 1 Byte
Read 2 Byte
Read 3 Byte
Read 4 Byte
Read 5 Byte
Read 6 Byte
Read 7 Byte
Read 8 Byte
Description
Command in bits 31:24 requires address
No Action
Description
Mode Bit follows address bytes
No Action
15-55
flashcmd
Access
Reset
RW
0x0
RW
0x0
RW
0x0
RW
0x0
Altera Corporation

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents