Altera cyclone V Technical Reference page 1361

Hard processor system
Hide thumbs Also See for cyclone V:
Table of Contents

Advertisement

17-146
MAC_Frame_Filter
MAC_Frame_Filter Fields
Bit
31
ra
21
dntu
20
ipfe
Altera Corporation
Name
When this bit is set, the MAC Receiver block passes
all received frames, irrespective of whether they pass
the address filter or not, to the Application. The result
of the SA or DA filtering is updated (pass or fail) in
the corresponding bits in the Receive Status Word.
When this bit is reset, the Receiver block passes only
those frames to the Application that pass the SA or
DA address filter.
Value
0x0
0x1
When set, this bit enables the MAC to drop the non-
TCP or UDP over IP frames. The MAC forward only
those frames that are processed by the Layer 4 filter.
When reset, this bit enables the MAC to forward all
non-TCP or UDP over IP frames.
Value
0x0
Forward all non-TCP or UDP over IP frames
0x1
Drop non-TCP or UDP over IP frames
When set, this bit enables the MAC to drop frames
that do not match the enabled Layer 3 and Layer 4
filters. If Layer 3 or Layer 4 filters are not enabled for
matching, this bit does not have any effect. When
reset, the MAC forwards all frames irrespective of the
match status of the Layer 3 and Layer 4 filters.
Value
0x0
Forward all frames irrespective of the match
status of Layer 3 and Layer 4 filters
0x1
Drop frames that do not match the enabled
Layer 3 and Layer 4 filters
Description
Description
Receive All off
Receive All On
Description
Description
2016.10.28
Access
Reset
RW
0x0
RW
0x0
RW
0x0
Ethernet Media Access Controller
Send Feedback
cv_5v4

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents