Altera cyclone V Technical Reference page 1238

Hard processor system
Hide thumbs Also See for cyclone V:
Table of Contents

Advertisement

cv_5v4
2016.10.28
Figure 17-7: TX DMA Operation in OSF Mode
Transmit Frame Processing
The transmit DMA expects that the data buffers contain complete Ethernet frames, excluding preamble,
pad bytes, and FCS fields and that the DA, SA, and Type/Len fields contain valid data. If the transmit
descriptor indicates that the MAC must disable CRC or PAD insertion, the buffer must have complete
Ethernet frames (excluding preamble), including the CRC bytes. †
Frames can be datachained and can span several buffers. Frames must be delimited by the First Descriptor
(TDES1[29]) and the Last Descriptor (TDES1[30]), respectively. †
Ethernet Media Access Controller
Send Feedback
Poll Demand
Tx DMA
Suspended
Previous Frame
Status Available
no
Timestamp
Present?
yes
Write Timestamp to RDES2 &
TDES3 for Previous Frame
yes
Error?
no
Close Intermediate
Write Status Word to
Descriptor
Previous Frame's TDES0
no
Error?
yes
Start
Start
Tx DMA
Stop
Rx DMA
(Re-)Fetch Next
Descriptor
yes
Error?
no
no
Own Bit Set?
yes
Transfer Data
from Buffer(s)
yes
Error?
no
no
Frame
no
yes
Second
Transfer
Frame?
Complete?
yes
Wait for Previous
Frame's TX Status
Write Timestamp
yes
Timestamp
to TDES2 & TDES3
Present?
for Previous Frame
no
no
Write Status Word to
Error?
Previous Frame's TDES0
no
Error?
yes
Transmit Frame Processing
Altera Corporation
17-23

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents