Altera cyclone V Technical Reference page 1260

Hard processor system
Hide thumbs Also See for cyclone V:
Table of Contents

Advertisement

cv_5v4
2016.10.28
Bit
2:0
IP Payload Type
These bits indicate the type of payload encapsulated in the IP datagram processed by the
receive Checksum Offload Engine (COE)​. The COE also sets these bits to 0 if it does not
process the IP datagram's payload due to an IP header error or fragmented IP.
• 0x0: Unknown or did not process IP payload
• 0x1: UDP
• 0x2: TCP
• 0x3: ICMP
• 0x4–0x7: Reserved
This bit is valid when either Bit 7 or Bit 6 is set.
Related Information
Receive Descriptor Field 0 (RDES0)
Receive Descriptor Fields (RDES6) and (RDES7)
Receive Descriptor Fields 6 and 7 (RDES6 and RDES7) contain the snapshot of the timestamp. The
availability of the snapshot of the timestamp in RDES6 and RDES7 is indicated by Bit 7 in the RDES0
descriptor.
Related Information
Receive Descriptor Field 0 (RDES0)
Receive Descriptor Field 6 (RDES6)
Table 17-16: Receive Descriptor Field 6 (RDES6)
Bit
31:0
Related Information
Receive Descriptor Field 0 (RDES0)
Ethernet Media Access Controller
Send Feedback
RTSL: Receive Frame Timestamp Low
This field is updated by the DMA with the least significant 32 bits of the timestamp
captured for the corresponding receive frame. This field is updated by the DMA only for
the last descriptor of the receive frame, which is indicated by Last Descriptor status bit
(RDES0[8]) in RDES0.
Receive Descriptor Fields (RDES6) and (RDES7)
Description
on page 17-37
on page 17-37
Description
on page 17-37
17-45
Altera Corporation

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents