Altera cyclone V Technical Reference page 1512

Hard processor system

Hide thumbs Also See for cyclone V:

Table of Contents

Ethernet Media Access Controller

Send Feedback

Setting this bit masks the interrupt when the rxicmp_

gd_octets counter reaches half of the maximum value

or the maximum value.

Setting this bit masks the interrupt when the rxtcp_

err_octets counter reaches half of the maximum value

or the maximum value.

Setting this bit masks the interrupt when the rxtcp_

gd_octets counter reaches half of the maximum value

or the maximum value.

Setting this bit masks the interrupt when the rxudp_

err_octets counter reaches half of the maximum value

or the maximum value.

Setting this bit masks the interrupt when the rxudp_

gd_octets counter reaches half of the maximum value

or the maximum value.

MMC_IPC_Receive_Interrupt_Mask

counter < half max

counter >= half max or max

counter < half max

counter >= half max or max

counter < half max

counter >= half max or max

counter < half max

counter >= half max or max

counter < half max

counter >= half max or max

Altera Corporation

Show Quick Links

Table of Contents