Altera cyclone V Technical Reference page 1554

Hard processor system
Hide thumbs Also See for cyclone V:
Table of Contents

Advertisement

cv_5v4
2016.10.28
Layer3_Addr0_Reg1
For IPv4 frames, the Layer 3 Address 0 Register 1 contains the 32-bit IP Source Address field. For IPv6
frames, it contains Bits[31:0] of the 128-bit IP Source Address or Destination Address field.
Module Instance
emac0
emac1
Offset:
0x440
Access:
RW
31
30
15
14
Layer3_Addr0_Reg1 Fields
Bit
31:0
l3a01
Layer3_Addr1_Reg1
For IPv4 frames, the Layer 3 Address 1 Register 1 contains the 32-bit IP Destination Address field. For
IPv6 frames, it contains Bits[63:32] of the 128-bit IP Source Address or Destination Address field
Module Instance
emac0
Ethernet Media Access Controller
Send Feedback
0xFF700000
0xFF702000
29
28
27
26
13
12
11
10
Name
When Bit 0 (L3PEN1) and Bit 2 (L3SAM1) are set in
Register 268 (Layer 3 and Layer 4 Control Register 1),
this field contains the value to be matched with
Bits[31:0] of the IP Source Address field in the IPv6
frames. When Bit 0 (L3PEN1) and Bit 4 (L3DAM1)
are set in Register 268 (Layer 3 and Layer 4 Control
Register 1), this field contains the value to be matched
with Bits [31:0] of the IP Destination Address field in
the IPv6 frames. When Bit 0 (L3PEN1) is reset and
Bit 2 (L3SAM1) is set in Register 268 (Layer 3 and
Layer 4 Control Register 1), this field contains the
value to be matched with the IP Source Address field
in the IPv4 frames.
0xFF700000
Base Address
Bit Fields
25
24
23
22
l3a01
RW 0x0
9
8
7
6
l3a01
RW 0x0
Description
Base Address
Layer3_Addr0_Reg1
Register Address
0xFF700440
0xFF702440
21
20
19
18
5
4
3
2
Access
Register Address
0xFF700444
17-339
17
16
1
0
Reset
RW
0x0
Altera Corporation

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents