Altera cyclone V Technical Reference page 1514

Hard processor system

Hide thumbs Also See for cyclone V:

Table of Contents

rxipv4nopayoim

rxipv4heroim

Ethernet Media Access Controller

Send Feedback

Setting this bit masks the interrupt when the rxipv4_

nopay_octets counter reaches half of the maximum

value or the maximum value.

Setting this bit masks the interrupt when the rxipv4_

hdrerr_octets counter reaches half of the maximum

value or the maximum value.

Setting this bit masks the interrupt when the rxipv4_

gd_octets counter reaches half of the maximum value

or the maximum value.

Setting this bit masks the interrupt when the rxicmp_

err_frms counter reaches half of the maximum value

or the maximum value.

Setting this bit masks the interrupt when the rxicmp_

gd_frms counter reaches half of the maximum value

or the maximum value.

MMC_IPC_Receive_Interrupt_Mask

counter < half max

counter >= half max or max

counter < half max

counter >= half max or max

counter < half max

counter >= half max or max

counter < half max

counter >= half max or max

counter < half max

counter >= half max or max

Altera Corporation

Show Quick Links

Table of Contents