Altera cyclone V Technical Reference page 1563

17-348
Layer3_Addr3_Reg2
Access:
RW
31 30
15 14
Layer3_Addr2_Reg2 Fields
Bit
31:0
l3a22
Layer3_Addr3_Reg2
For IPv4 frames, the Layer 3 Address 3 Register 2 is reserved. For IPv6 frames, it contains Bits [127:96] of
the 128-bit IP Source Address or Destination Address field.
Module Instance
emac0
emac1
Offset:
0x47C
Access:
RW
Altera Corporation
29 28 27 26
13 12 11 10
Name
When Bit 0 (L3PEN2) and Bit 2 (L3SAM2) are set in
Register 280 (Layer 3 and Layer 4 Control Register 2),
this field contains the value to be matched with Bits
[95:64] of the IP Source Address field in the IPv6
frames. When Bit 0 (L3PEN2) and Bit 4 (L3DAM2)
are set in Register 256 (Layer 3 and Layer 4 Control
Register 2), this field contains value to be matched
with Bits [95:64] of the IP Destination Address field
in the IPv6 frames. When Bit 0 (L3PEN2) is reset in
Register 280 (Layer 3 and Layer 4 Control Register 2),
this register is not used.
Bit Fields
25 24 23 22
l3a22
RW 0x0
9 8 7 6
l3a22
RW 0x0
Description
Base Address
0xFF700000
0xFF702000
21 20 19 18
5 4 3 2
Access
Register Address
0xFF70047C
0xFF70247C
Ethernet Media Access Controller
cv_5v4
2016.10.28
17 16
1 0
Reset
RW 0x0
Send Feedback