Altera cyclone V Technical Reference page 1462

Hard processor system
Hide thumbs Also See for cyclone V:
Table of Contents

Advertisement

cv_5v4
2016.10.28
Bit
10
txucgbfis
9
tx1024tmaxoctgbfis
8
tx512t1023octgbfis
7
tx256t511octgbfis
6
tx128t255octgbfis
Ethernet Media Access Controller
Send Feedback
Name
This bit is set when the txunicastframes_gb counter
reaches half of the maximum value or the maximum
value.
Value
0x0
0x1
This bit is set when the tx1024tomaxoctets_gb
counter reaches half of the maximum value or the
maximum value.
Value
0x0
0x1
This bit is set when the tx512to1023octets_gb counter
reaches half of the maximum value or the maximum
value.
Value
0x0
0x1
This bit is set when the tx256to511octets_gb counter
reaches half of the maximum value or the maximum
value.
Value
0x0
0x1
This bit is set when the tx128to255octets_gb counter
reaches half of the maximum value or the maximum
value.
Value
0x0
0x1
Description
Description
txunicastframes_bb < half max
txunicastframes_bb >= half max
Description
tx1024tomaxoctets_gb < half max
tx1024tomaxoctets_gb >= half max
Description
tx512to1023octets_gb < half max
tx512to1023octets_gb >= half max
Description
tx256to511octets_gb < half max
tx256to511octets_gb >= half max
Description
tx128to255octets_gb < half max
tx128to255octets_gb >= half max
MMC_Transmit_Interrupt
Access
RO
RO
RO
RO
RO
Altera Corporation
17-247
Reset
0x0
0x0
0x0
0x0
0x0

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents