Altera cyclone V Technical Reference page 1461

Hard processor system
Hide thumbs Also See for cyclone V:
Table of Contents

Advertisement

17-246
MMC_Transmit_Interrupt
Bit
15
txmcolgfis
14
txscolgfis
13
txuflowerfis
12
txbcgbfis
11
txmcgbfis
Altera Corporation
Name
This bit is set when the txmulticol_g counter reaches
half of the maximum value or the maximum value.
Value
0x0
0x1
This bit is set when the txsinglecol_g counter reaches
half of the maximum value or the maximum value.
Value
0x0
0x1
This bit is set when the txunderflowerror counter
reaches half of the maximum value or the maximum
value.
Value
0x0
0x1
This bit is set when the txbroadcastframes_gb counter
reaches half of the maximum value or the maximum
value.
Value
0x0
0x1
This bit is set when the txmulticastframes_gb counter
reaches half of the maximum value or the maximum
value.
Value
0x0
0x1
Description
Description
txmulticol_g counter < half max
txmulticol_g counter >= half max
Description
txsinglecol_g counter < half max
txsinglecol_g counter >= half max
Description
txunderflowerror counter < half max
txunderflowerror counter >= half max
Description
txbroadcastframes_gb < half max
txbroadcastframes_gb >= half max
Description
txmulticastframes_gb < half max
txmulticastframes_gb >= half max
2016.10.28
Access
Reset
RO
0x0
RO
0x0
RO
0x0
RO
0x0
RO
0x0
Ethernet Media Access Controller
Send Feedback
cv_5v4

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents