Altera cyclone V Technical Reference page 1556

cv_5v4
2016.10.28
31 30
15 14
Layer3_Addr2_Reg1 Fields
Bit
31:0
l3a21
Layer3_Addr3_Reg1
For IPv4 frames, the Layer 3 Address 3 Register 1 is reserved. For IPv6 frames, it contains Bits [127:96] of
the 128-bit IP Source Address or Destination Address field.
Module Instance
emac0
emac1
Offset:
0x44C
Access:
RW
31 30
15 14
Ethernet Media Access Controller
Send Feedback
29 28 27 26
13 12 11 10
Name
When Bit 0 (L3PEN1) and Bit 2 (L3SAM1) are set in
Register 268 (Layer 3 and Layer 4 Control Register 1),
this field contains the value to be matched with Bits
[95:64] of the IP Source Address field in the IPv6
frames. When Bit 0 (L3PEN1) and Bit 4 (L3DAM1)
are set in Register 268 (Layer 3 and Layer 4 Control
Register 1), this field contains value to be matched
with Bits [95:64] of the IP Destination Address field
in the IPv6 frames.
0xFF700000
0xFF702000
29 28 27 26
13 12 11 10
Bit Fields
25 24 23 22
l3a21
RW 0x0
9 8 7 6
l3a21
RW 0x0
Description
Base Address
Bit Fields
25 24 23 22
l3a31
RW 0x0
9 8 7 6
l3a31
RW 0x0
Layer3_Addr3_Reg1
21 20 19 18
5 4 3 2
Access
Register Address
0xFF70044C
0xFF70244C
21 20 19 18
5 4 3 2
17-341
17 16
1 0
Reset
RW 0x0
17 16
1 0
Altera Corporation